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Finding the shortest path in a graph has applications to a wide range of optimization problems.
However, algorithmic methods scale with the size of the graph in terms of time and energy. We
propose a method to solve the shortest path problem using circuits of nanodevices called memristors
and validate it on graphs of different sizes and topologies. It is both valid for an experimentally
derived memristor model and robust to device variability. The time and energy of the computation
scale with the length of the shortest path rather than with the size of the graph, making this method
particularly attractive for solving large graphs with small path lengths.
I. INTRODUCTION
Optimization problems, such as sequence of decisions,
resource allocation, or navigation, are omnipresent and
important. They can be solved by being mapped to find-
ing the shortest path between two nodes in a graph. Al-
gorithms to do this exist, but the time and energy they
consume scale with the size of the graph and thus be-
come prohibitive for large systems.1–7 In this paper, we
propose a method to solve the shortest path problem that
scales consistently better than with the size of the graph.
Our approach is inspired by biological systems that need
to solve optimization problems to be energy efficient. For
example, members of ant colonies work in parallel to
find the shortest path to their food without supervision.8
Related algorithms, called ant colony optimization, take
inspiration from this phenomenon to solve optimization
problems in an approximate but efficient way.9–11 More
broadly, the field of swarm intelligence provides optimiza-
tion algorithms inspired from animal populations.12–14
However, these algorithms are limited when they run on
conventional hardware, which computes in a mostly se-
quential way.
Pershin and Di Ventra proposed to solve the short-
est path problem directly in hardware, using nanodevices
called memristors, which have dynamics that provide re-
inforcement mechanisms similar to the ones at play in
the ant colony optimization.15–18 Memristors are defined
by having conductances that change when subjected to
electrical current.19–21 As a voltage is applied to a net-
work of memristors forming a graph, more current will
flow through the shortest branch because that branch has
the lowest resistance. This increased flow will cause an
increase of conductance of the memristors on the short-
est path, attracting even more current. When steady
state is reached, the memristors on the shortest path
have a much larger conductance than the ones on the
longer paths, making it possible to electrically read out
the shortest path.
In this work, we build on Pershin and Di Ventra’s idea
and propose a modified method. The advantage of this
method is that it does not require prior knowledge about
the shortest path. We show that the time and energy
consumed by this method scale with the length of the
shortest path rather than with the size of the graph,
which makes it potentially more efficient than algorith-
mic methods.
Sections II and III provide background on memristors
and describe how they can be used to find the short-
est path in a graph. Sections IV and V present our
method and validate it through numerical simulations of
large numbers of randomly generated graphs of various
sizes and topologies. We show that it is valid for realis-
tic experimentally-derived memristor model and param-
eters, and that it is robust to device variability. Section
VI addresses the key advantage of this method by show-
ing that the time and energy it consumes scales with
the length of the shortest path. Finally, Section VII ad-
dresses the hardware implementation of this method.
II. MEMRISTOR-BASED OPTIMIZATION
Memristors are a class of devices that exhibit hysteretic
behavior: their electrical conductance can be modified in
a non-volatile fashion. The conductance can take val-
ues between two extreme states. The device is said to
be ”ON” or ”OFF” when in its highest or lowest con-
ductance state, respectively. The conductance can be
repeatedly increased and decreased by running current
through the device.19–21
A graph can be represented by a circuit of memristors:
the nodes of the graph are electrical junctions connected
by memristors implementing the edges of the graph. An
example is shown in Figure 1(a): each black dot corre-
sponds to a node and each colored rectangle to a mem-
ristor. The goal is to find the shortest path between the
start and end nodes, marked by green stars in Figure
1(a).
A voltage is applied across these nodes, causing cur-
rent to flow through the circuit. The system is initialized
with all memristors in their OFF state. The shortest
path, i.e., composed of the lowest number of memristors,
is more conductive than the other paths. As a conse-
quence of Kirchhoff laws, more current flows through the
memristors on the shortest path than through the other
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2memristors. This causes their conductance to increase,
drawing even more current to them and thus creating a
reinforcement mechanism. On the other hand, the mem-
ristors outside the shortest path have little current flow-
ing through them so their conductance does not increase.
This behavior is shown in Figure 1(b) which presents
the evolution of the conductance of the memristors be-
longing to the shortest path (in red) and the others (in
black) versus time. After some time, the system reaches
a steady state where the memristors on the shortest path
are ON while the others are OFF. This state is depicted
in Figure 1(a), where the conductance of each memristor
is represented by the color of the rectangle. The suc-
cessfully found shortest path can be visually observed in
red, contrasting with the rest of the graph in purple. As
their state is non-volatile, the voltage across the circuit
can be turned off and the individual memristors can be
measured in order to determine the shortest path (as de-
scribed in Section IV).
Note that the shortest path is found here without su-
pervision: it emerges from the dynamical evolution of the
system. Furthermore, the computation is parallel, with
each memristor evolving at the same time. This paral-
lelism is key to how the time and energy consumed by the
computation scale as the size of the problem increases,
as detailed in Section VI.
III. MEMRISTOR MODELS
In this work we consider both a simple generic memris-
tor model as well as a more complex realistic memristor
model, derived from experiments. We start by studying
a simple generic memristor model, where
I = V (GONx+GOFF (1− x)) (1)
where I is the current though a memristor and V the
voltage across it. GON = 10
−1 S and GOFF = 10−4 S
are the extreme conductance states of the memristors. x
is an internal state variable, bounded between 0 and 1,
describing the conductance dynamics of the device. The
conductance can be increased by running current through
the device.
dx
dt
= γ|I| − x
τ
(2)
where γ = 106 A−1s−1, and τ = 0.1 s is the decay
constant of the device. The decay term shows that the
devices are not strictly non-volatile, but are practically
so on useful time scales. We numerically simulate the
evolution of circuits of such devices by solving Kirchhoff
equations at each junction. Because of the linear rela-
tionship between current and voltage in this model, the
dynamics of the circuit can be described as a system of
linear equations, which allow us to perform a large num-
ber of simulations.
In order to validate our results, we also use the memris-
tor model developed by Chang et al., with the device pa-
rameters they extracted from experiments.22 The model
corresponds to a Pd/WO3/W stack. Applying a voltage
across the device induces oxygen vacancy migration in
the oxide. The width and length of the created conduct-
ing filament determine the conductance of the device,
through the internal state variable x.
I = (1− x)α (1− exp (−βV )) + xγ sinh (δV ) (3)
dx
dt
= λ (exp (η1V )− exp (−η2V ))− x
τ
(4)
where α = 5 × 10−7 S, β = 0.5 V−1, γ = 4 × 10−6 S,
δ = 2 V−1, λ = 4.5 s−1, η1 = 0.004 V−1, η2 = 4 V−1
and τ = 10 s are device parameters.
Note that in this model, the polarity of the voltage
matters, as it can grow or shrink the filament. Since most
optimization problems map to directed graphs, devices
sensitive to the polarity of the voltage could be an asset.
For broader applications, schemes where two memristors
of opposed polarities are connected in parallel for each
edge could be used, as proposed in Ref. 16. Furthermore,
other types of memristors, such as phase-change memo-
ries, are not sensitive to the polarity of the voltage across
them.23–26 The non-linear form of the current-voltage re-
lationship complicates the solution of the system of equa-
tions, leading us to use a commercial circuit simulator to
solve the system of equations.
IV. CONTROL VOLTAGE
We examine the importance of the control voltage, i.e.,
the voltage applied across the circuit, and show that us-
ing a constant voltage is not practical for applications.
Panels (a), (c) and (d) of Figure 1 show the steady state
of one single graph after application of three different
voltages, as described in Section II. The generic linear
memristor model described in Section III was used. In
Figure 1(a), where a voltage of 4 mV was applied, the
computation was successful. However, Figures 1(c) and
1(d) show examples of incorrect computation. In Figure
1(c) the voltage (1 mV) was too low to significantly in-
crease the conductance of any memristor. On the other
hand, in Figure 1(d), the voltage (10 mV) was too high so
the conductance of some memristors on longer paths was
increased comparatively to those on the shortest path.
Only an optimal range of control voltage leads to a suc-
cessful computation of the shortest path.
To investigate the role of the control voltage on the
computation, we define a metric of success for solving
the shortest path problem. The input of the problem
is the topology of the memristor circuit, i.e., the graph.
In order to read the output of the computation (once
steady state is reached or after the evolution of the sys-
tem is stopped by the user, as we describe in Section V),
we proceed as follows. The shortest path starts with the
start node – where the voltage source is applied – and
is constructed node by node. The conductance of each
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FIG. 1. (a)-(c)-(d) Schematic of a memristor circuit at its
steady state for different applied voltages: 4 mV for panel
(a), 1 mV for panel (c) and 10 mV for panel (d). The colors
correspond to the conductance of each memristor. (b) Con-
ductance versus time for the shortest path memristors (in
red) and the longer paths memristors (in black). Note that
for these ideal devices, the curves of all memristors in each
path category superimpose. The difference ∆G is indicated
by a double arrow. This corresponds to the graph depicted
in panel (a), with an applied voltage of 4 mV. (e) Optimal
voltage (leading to the highest ∆G) versus the length of the
shortest path, i.e., the number of memristors composing it.
Each data point corresponds to a simulation on one of the
1996 randomly generated square grid graphs. The solid line
correspond to the analytical value N
γτGON
.
memristor connected to this node is measured. The next
node on the shortest path is the one connected to the
current node through the highest conductance memris-
tor. This process is repeated until the end node – the
node connected the ground – is reached. This method
allows the user to read the shortest path by probing only
a fraction of the memristors in the network, proportional
to the length of the shortest path. For this method to
read the correct shortest path, it is required that at each
step, the measured memristor belonging to the shortest
path has a higher conductance than the others. We thus
define as metric of success, ∆G, the smallest difference in
conductance between a memristor on the shortest path
and a memristor outside the path but connected to the
same node of the path. The shortest path problem is suc-
cessfully solved if ∆G > 0. The highest possible success
is ∆Gmax = GON − GOFF. In the successful example of
Figure 1(a), ∆G ' ∆Gmax, as observed in Figure 1(b).
On the other hand, the results in Figures 1 (c) and (d)
both exhibit ∆G ' 0.
In order to determine the optimal control voltage, we
have generated thousands of graphs of different sizes,
based on a square grid with randomly removed edges,
similar to the one shown in Figure 1. The start and
end nodes were selected randomly for each graph. Dead
end branches, which would lead to floating memristors,
where removed and so were nodes not connected to the
start and end nodes. We only selected graphs that had
a unique shortest path. We generated graphs using dif-
ferent grid sizes and different probabilities for edges to
be removed. The correct shortest path was determined
using the standard Breadth First Search algorithm.
For each graph, the corresponding circuit was numer-
ically simulated at various control voltages. The opti-
mal control voltage is the voltage at which ∆G is the
highest. Figure 1(e) shows that the optimal voltage is
proportional to the length of the shortest path. In or-
der to turn on a memristor, the time derivative of its x
must be non-negative when x approaches 1, i.e, the volt-
age across the device is greater than 1γτGON . The lowest
control voltage to achieve this is NγτGON , where N is the
number of memristors on the shortest path. This opti-
mal control voltage will turn on the shortest path but
not any longer paths. As observed in Figure 1(e), this
matches simulation results. Our simulations show that
using a constant control voltage too far from the optimal
control voltage gives results like those in panels (c) and
(d) Fig. 1, making such an appraoch impractical for ap-
plications for which the length of the shortest path is not
known in advance.
V. USING A VOLTAGE RAMP
We propose a method that does not require prior
knowledge of the shortest path length. We leverage the
fact that the shortest path is turned on (i.e., has the con-
ductances of its memristors increase to GON) at lower
control voltages than longer paths, which suggest the use
of a voltage ramp. Figure 2(a) shows the evolution of ∆G
with time as the voltage is increased. We observe a sharp
increase in ∆G, which corresponds to the shortest path
turning on. The increase in conductance of the memris-
tors on the shortest path creates an increase in the global
conductance of the circuit, shown in Figure 2(b). This
increase can be detected by measuring the current going
in and out of the circuit. The turning on of the short-
est path corresponds to a sharp kink in the current, as
shown in Figure 2(c), and thus a drop below zero in the
second time derivative of the current, as shown in Figure
2(d). When this drop is measured, the control voltage is
turned off and the result of the computation is read out
as described in Section IV. Note that here the evolution
of the system is stopped, contrary to the constant control
voltage method where a steady state is reached.
Figure 3 presents statistics on ∆G obtained from sim-
ulations and shows that this method, using a single volt-
age ramp, can successfully find the shortest path in thou-
sands of graphs of various sizes. In addition to the square
grid based topology (blue bars), we have performed sim-
ilar simulations on graphs with a small-world topology
(red bars). Small-world networks stand in-between reg-
ular and random graphs and describe many interesting
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FIG. 2. Evolution with time of (a) the conductance difference
∆G/∆Gmax, (b) the global conductance of the circuit, (c) the
current through the circuit and (d) the second time derivative
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FIG. 3. Histograms of the metric of success ∆G/∆Gmax for
simulations on randomly generated graphs, using the generic
linear model on 1996 square grid based graphs (blue bars)
and 4797 small-world networks (red bars). The voltage ramp
starts from 0.1 mV and increases at a rate of 0.5 mV/s.
problems27 and are discussed in more detail in Sec. VI.
Here we have generated small-world networks of different
sizes and levels of randomness. For both topologies, all
simulations exhibit ∆G well above zero, which validates
this method.
We test the validity of our method for realistic devices
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FIG. 4. Histograms of the metric of success ∆G for sim-
ulations on 658 randomly generated graphs following the
square grid topology, using the experimentally obtained re-
alistic model from Ref. 22 without variability (red bars) and
with 10 % variability on all device parameters (blue bars).
With device variability, each simulation is done on one graph
with one set of parameters randomly chosen from a Gaussian
distribution around the nominal parameter value and of 10 %
standard deviation. The set of graphs with and without vari-
ability are the same. The voltage ramp starts from 0 V and
increases at a rate of 1 mV/s.
by performing simulations on a square grid topology with
the realistic memristor model and parameters described
in Section III.22 Figure 4 shows that ∆G is more widely
spread than for the generic linear model. This is due
to the fact that the realistic model produces smoother
behavior and a weaker reinforcement mechanism. How-
ever, our approach remains valid, as all graphs exhibit
∆G > 0.
Furthermore, we investigate the influence of device
variability. As shown in Figure 4, even with 10 % vari-
ability on all device parameters, our approach still works.
Interestingly, variability can even be an asset. For sim-
plicity, in this study, we have restricted ourselves to
shortest path problems with a unique solution. However,
we have observed that, in the case of graphs in which
there are two shortest paths of equal length between the
considered nodes, systems with ideal devices tend to have
lower ∆G than in the case with unique solutions. Qual-
itatively, the system tries to turn all shortest paths on
simultaneously, which prevents the winner-take-all rein-
forcement mechanism to take place properly. However,
device variability makes one of the shortest paths intrin-
sically more conductive and easier to turn on, which lets
the system choose this path over the others and turn it on
completely, thus, increasing ∆G. This is an interesting
example of how, in bio-inspired computing, features of
nanodevices usually seen as drawbacks can be beneficial.
5VI. SCALING OF THE TIME AND ENERGY
CONSUMPTION
In order to evaluate the potential use of our method,
we study how the time and energy required by the com-
putation scale with the size of the graph. The energy was
estimated as the integral over time of the total current
through the circuit times the voltage across the circuit.
Additional energy will be spent for detecting the current
second time derivative, reading the result and setting up
the circuit, but this is out of the scope of this study as
designing the full architecture of the system would be
required.
Figures 5(a) and 5(b) present the time and energy con-
sumption versus the number of nodes plus the number of
edges for all our simulations with the generic model (cor-
responding to Figure 3). This combination is a common
way to characterize the size of a graph.1 We observe no
correlation. However, Figures 5(c) and 5(d) show that
the time and energy consumption correlate strongly with
the length of the shortest path. Moreover, this scaling
does not depend on the topology of the graph.
These results indicate a key advantage of the pro-
posed method. Conventional algorithmic methods typ-
ically scale with the number of nodes and the number of
edges, because the different nodes and edges are explored
sequentially.1–7 In the present hardware implementation,
the current explores the entire circuit in parallel, which
makes the time and energy consumption independent of
the size of the graph. This method would be particu-
larly efficient for large graphs with small shortest paths.
Such graphs include small-world networks. Standing be-
tween regularity and randomness, these are composed of
many short range connections and a few long range con-
nections. They exhibit high clustering and low shortest
paths.27 Small-world networks have been shown to de-
scribe many systems with important applications, such
as power grids, the structure of the web, social media,
and neural networks.27–30
We investigate the effect of a realistic memristor model
and device variability by computing the time and energy
consumption corresponding to the simulations used in
Figure 4. We observe that the scaling laws stay valid: as
shown in Figure 6, the time and energy consumption de-
pend on the length of the shortest path. The fact that the
time and energy consumption appear to scale indepen-
dently of the topology or memristor model is promising
for the ease of material implementation, as many types
of devices could be used, and for the breadth of applica-
tions, as many types of graphs could be solved.
VII. OUTLOOK FOR A RECONFIGURABLE
GRAPH SOLVER
In order for this approach to be of practical use, it
must be reconfigurable for different problems. Find-
ing the shortest path between different nodes of the
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length of the shortest path. Each symbol corresponds to a
simulation using the realistic memristor model either with-
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graphs. With device variability, each simulation is done on
one graph with one set of parameters randomly chosen from
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same graph simply requires connecting the voltage source
and ground to the new nodes. Modifying the graph is
non-trivial. Nearest neighbor connections could be im-
plemented by complementary metal-oxide-semiconductor
(CMOS) switches that are opened or closed to form the
desired graph, as proposed in Ref. 15. Longer range con-
nections could be implemented by another set of mem-
ristive devices, arranged in conventional crossbar topolo-
6gies. The hybrid CMOS/molecular (CMOL) architec-
ture, proposed in Ref. 31, has been shown to give high
densities of connections, which could be useful here.32,33
Building one physical system capable of implementing
any graph problem is unrealistic. However, it would be
possible to have specialized chips for types of graph prob-
lems. There would be one underlying hierarchical struc-
ture appropriate to the graph type, as well as many re-
configurable connections implementing specific problems.
Such hierarchical architectures have been shown to be ef-
ficient at simulating large artificial neural networks.34
VIII. CONCLUSION
We propose a scheme to find the shortest path in a
graph problem using a circuit of memristors. It includes
procedures to detect and read the result. Our scheme
does not require prior knowledge about the shortest path
and has been validated on large number of graphs of var-
ious sizes and topology. We have shown that this scheme
works for realistic device models and is robust to vari-
ability. It scales with the length of the shortest path in
terms of time and energy consumption because of its in-
trinsic parallelism. This is a key advantage compared to
conventional algorithmic methods that scale with the size
of the graph. In particular, it would be best for study-
ing large graphs with small shortest paths, such as social
networks, neural networks, or power grids. These results
are promising for hardware implementations of systems
capable of performing fast and energy efficient analysis
of large graphs.
More broadly, the field of swarm intelligence is rich,
and implementing its concepts in hardware offers many
paths towards energy efficient computing. For example,
it was shown that implementing a swarm intelligence al-
gorithm of image edge detection with circuits of memris-
tors consumes less energy than conventional methods.18
Exploring other swarm intelligence ideas and different
substrates to implement them is an exciting road towards
low energy cost systems that perform complex optimiza-
tion tasks.
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